理工书库 lilin | Category: phase-locked loop (PLL)

Discover (Random Books)

CMOS模拟集成电路设计与仿真实例——基于Cadence ADE

CMOS模拟集成电路设计与仿真实例[..] ADE

Altera系列FPGA芯片IP核详解

Altera系列FPGA芯片IP核详解

lnaDesign2

lnaDesign2

PowerManagmentIC

PowerManagmentIC

Computational Methods for Electromagnetic Phenomena

Computational Methods for Electromagnetic Phenomena

CMOS射频集成电路分析与设计清华池保勇

CMOS射频集成电路分析与设计清华池保勇

半导体器件物理(第3版)-中文版-施敏-高清版

半导体器件物理(第3版)-中文版-[..]

Algorithms for VLSI Physical Design Automation, 3E

Algorithms for VLSI Physical Design Automation, 3E

Naveed Sherwani

模拟CMOS集成电路设计拉扎维第1版中文

模拟CMOS集成电路设计拉扎维第1版中文

CMOS 集成电路设计手册第3版·模拟电路篇=CMOS CIRCUIT DESIGN LAYOUT AND SIMULATION 3RD EDITION

CMOS 集成电路设计手册第3版·模拟电路篇=CMOS CIRCUIT DESIGN LAYOUT AND SIMULATION ...

A CMOS Chopper Opamp with Integrated Low-Pass Filter

A CMOS Chopper Opamp with Integrated Low-Pass Filter

Microsoft PowerPoint - plenary_2021_reserve

Microsoft PowerPoint - plenary_2021_reserve

Fire and Ice QXC to Quantus Migration Guide

Fire and Ice QXC to Quantus Migration Guide

Inc. Cadence Design Sys tems

ISSCC2021-SC3-Clocking, Clock Distribution, and Clock Management in WirelineWireless Subsystems

ISSCC2021-SC3-Clo[..] Clock Distribution, and Clock Management ...

ISSCC2021 Session 21

ISSCC2021 Session 21

Sahrling M. Analog Circuit Simulators for Integrated Circuit Designers 2021

Sahrling M. Analog Circuit Simulators for Integrated Circuit ...

信号与系统下第三版

信号与系统下第三版

高效率电源管理集成电路设计技术研究

高效率电源管理集成电路设计技术研究

Category: phase-locked loop (PLL)

A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop Filter PLL Using a Fast Phase-Error Correction Technique

A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...

Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi