理工书库 lilin | Category: IEEE Journal of Solid-State Circuits;2001;36;3;10.1109/4.910480

Discover (Random Books)

CMOS模拟集成电路设计

CMOS模拟集成电路设计

（美）艾伦，（美）霍尔伯格著

分段温度曲率补偿双极工艺带隙基准设计

分段温度曲率补偿双极工艺带隙基准设计

Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface (SPI) v3.1, Product Guide

Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...

CMOS带隙基准源研究现状幸新鹏

CMOS带隙基准源研究现状幸新鹏

3P-EBK: CALCULUS EARLY TRANSCENDENTALS

3P-EBK: CALCULUS EARLY TRANSCENDENTALS

Switching Power Supplies A to Z

Switching Power Supplies A to Z

Maniktala, Sanjaya.

Quantus Techgen Reference Manual

Quantus Techgen Reference Manual

Circuit Techniques for Reducing the Effects of Op-Amp Imperfections: Autozeroing, Correlated Double - Proceedings of the IEEE

Circuit Techniques for Reducing the Effects of Op-Amp Imperfections: ...

Tempus User Guide

Tempus User Guide

Inc. Cadence Design Sys tems

基于ac620的fpga系统设计与验证实战指南20190516

基于ac620的fpga系统设计与[..]

低压低功耗Sigma Delta调制器综述吕立山

低压低功耗Sigma Delta调制器综述吕立山

Antennas : From Theory to Practice

Antennas : From Theory to Practice

Yi Huang, Kevin Boyle

ADS2008射频电路设计与仿真实例

ADS2008射频电路设计与仿真实例

模拟集成电路

模拟集成电路

Next-Generation ADCs, High-Performance Power Management, and Technology Considerations for Advanced Integrated Circuits Advances in Analog Circu

Next-Generation ADCs, High-Performance Power Management, and ...

Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture Level

Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture ...

CMOS模拟集成电路设计与仿真实例——基于Cadence ADE

CMOS模拟集成电路设计与仿真实例[..] ADE

Front Cover Circuit Analysis I.qxd (Page 1)

Front Cover Circuit Analysis I.qxd (Page 1)

Karris, Steven T.

Category: IEEE Journal of Solid-State Circuits;2001;36;3;10.1109/4.910480

CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and temperature-compensated tunable oscillator

CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...

D.J. Foley;M.P. Flynn