高性能小数分频频率合成技术 刘祖深 压缩版
未知
FPGA 全芯片 ESD 防护设计和优化
USER
CMOS Analog Circuit Design
4<8=8AB@0B>@
Session 6: High-Performance Receivers and Transmitters for Sub-6GHz ...
ISSCC2021-T10-Fun[..] of Fully-Integrated Voltage Regulators
examples
server1
CMOS集成电路中静电防护电路的设[..]
低功率、高分辨率的A-D转换器.pdf (低功率、高分辨率的A-D转换器.[..] (Z-Library)
作者
高速低功耗逐次逼近型模数转换器的研[..]
开关电源设计(第3版) (电源系列丛书) ( etc.) (Z-Library)
A 470-nA Quiescent Current and 92.7%/94.7[..] Efficiency ...
Optimization modelling a practical approach (Ruhul Amin Sarker, ...
Automatic Control Systems, 9th Edition
Understanding Jitter and Phase Noise : A Circuits and Systems ...
Nicola Da Dalt; Ali Sheikholeslami & Ali Sheikholeslami
信号与系统 第二版 (艾伦V.奥本海姆) (Z-Library)
VLSI Physical Design: From Graph Partitioning to Timing Closure
Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert
Advanced Opamp Topologies (Part II)
Michael H. Perrott
Advanced Opamp Topologies