Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture ...
Behzad Razavi
A TIA in CMOS 0.18um
未知
JSSC 202212
LINUX设备驱动程序
Jonathan Corbet，Alessandro Rubini，Greg Kroah-Hartman著；魏永明，耿岳，钟书毅译
2019 Book Digital Subsampling Phase Lock Techniques for Frequency ...
MOSAmpNoise.dvi
数字滤波器的MATLAB与FPGA[..]
Temperature in EMX
kapur
通信系统第五版西蒙赫金
Session 34: Emerging Imaging Solutions
射频集成电路
John
Chap1_20160228_4.dvi
模拟集成电路分析与设计（第二版）
一种具有温度补偿 高电源抑制比的带隙基准源 何捷
Matching Analysis and the Design of Low Offset Amplifiers
Understanding Delta-Sigma Data Converters 2nd edition
SHANTHI PAVAN, RICHARD SCHREIER & GABOR C. TEMES
A 1 GHz CMOS RF Front-End IC for a Direct-Conversion Wireless ...
IEEE
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai
A 470-nA Quiescent Current and 92.7%/94.7[..] Efficiency ...