CN103036558B-SMIC[..]
未知
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai
A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...
Chethan Rao & Shaishav Desai & Alvin Wang
CMOS模拟集成电路
王永生
js.2010.PFD biased with shunt regulator
ISSCC2021 Session 21
Microsoft Word - LNA.doc
Analog-Circuit-co[..]
IC Mask Design
Digital Control
The Problem of PLL Power Consumption
Behzad Razavi
MSSC.2016.B. Razavi-TSPC Logic
模拟集成电路分析与设计
格雷
ldmos tech
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx, Inc.
一种基于内部迟滞比较器的新型RC振荡器
SystemVerilog验证 测试平台编写指南
模拟电路版图的艺术
A 470-nA Quiescent Current and 92.7%/94.7[..] Efficiency ...