LDO LINEAR REGULATOR WITH IMPROVED TRANSIENT RESPONSE
未知
Analysis and Design of CMOS Clocking Circuits for Low Phase ...
Woorham Bae & Deog-Kyoon Jeong
Session 25
Digital Control
Session 35: Adaptive Digital Techniques for Variation Tolerant ...
DesignWare Foundation Cores Installation and Setup Guide, Version ...
Synopsys, Inc.
Session 6: High-Performance Receivers and Transmitters for Sub-6GHz ...
New Trends in Computational Electromagnetics (Özgür Ergül, Ozgur ...
1.5Bit 级pipelined+ADC典型单[..]
Scaling <formula formulatype="inli[..] Notation="TeX">$L[..] ...
Shih-An Yu & Peter R. Kinget
A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...
Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi
A Low Power Two Stages CMOS OpAmp
CMOS带隙基准源研究与设计
dwd
jrproc.1950.Bothw[..] F.E.-Nyquist Diagrams and the Routh-Hurwitz ...
模拟集成电路设计
A 240-nA Quiescent Current, 95.8% Efficiency AOT-Controlled ...
Wenbin Huang & Lianxi Liu & Xufeng Liao & Chengzhi Xu & Yonyuan Li
Electromagnetic Waves, Materials, and Computation with MATLAB ...
斩波放大器输出纹波抑制方法综述 张三锋
CNKI
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai