A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
Network Analysis and Feedback Amplifier Design 12th ed - H. ...
John
ISSCC2021-SC3
未知
无电容型LDO的研究现状与进展
模拟CMOS集成电路设计 第一版
A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier - Solid-State Circuits, ...
IEEE
Understanding Phase Noise in LC VCOs
A Key Problem in RF Integrated Circuits
A 25Gb/s PAM4 Transmitter in 90nm CMOS SOI
Author
CMOS 射频集成电路分析与设计
Numerical Simulation of Optical Wave Propagation With Examples ...
Jason D. Schmidt
带ESD保护结构的IO单元库的设计
CMOS Circuit Design, Layout, and Simulation, 3rd Edition (IEEE ...
R. Jacob Baker
Oversampling Delta-Sigma Data Converters lowRes Candy
深入理解linux内核(第三版)
CMOS模拟集成电路设计布局仿真-[..]
ISSCC2021-T6-Basics of DAC-based Wireline Transmitters
High Efficiency RF and Microwave Solid State Power Amplifiers
Paolo Colantonio, Franco Giannini & Ernesto Limiti
js.2010.PFD biased with shunt regulator
7 Series FPGAs GTX/GTH Transceivers User Guide (UG476)
Xilinx, Inc.