Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert
Session 17: DC-DC Converters
未知
Voltus IC Power Integrity Solution User Guide
Inc. Cadence Design Sys tems
模拟集成电路
艾伦
半导体器件物理(第3版)-中文版-[..]
WLAN射频接收机集成电路设计与研究
Microsoft PowerPoint - PLLnoise_jitter02[..] [相容模式]
cwhsu
ISSCC2021-SC1-Int[..] to PLLs Phase Noise, Modeling, and Key ...
LDO的三种频率补偿方案实现
模拟集成电路设计与仿真
何乐年
Session 5
Pages from M.E. Van Valkenburg - Network Analysis 6(1959, Prentice ...
libgen.lc-2
Session 24
ISSCC2017-24 Visuals(2)
Using ADS to simulate Noise Figure using a large-signal transistor ...
Steve Long
Questa Verification IP Data Book
Mentor Graphics Corporation
RF Circuit Design
tromeros
Distributed Loss-Compensation Techniques for Energy-Efficient ...
ADS2008射频电路设计与仿真实例
徐兴福 著
The Art of Analog Layout, Second Edition
Alan Hastings