理工书库 lilin | Category: This application note and accompanying source code shows designers how to create a very small PCIe to AXI bridge which supports 1 DWORD reads and writes from the host to the FPGA Endpoint

Discover (Random Books)

模拟IC设计

模拟IC设计

Session 8: Ultra-High-Speed Wireline

Session 8: Ultra-High-Speed Wireline

Dynamic Response of Linear Systems Impact of Pole & Zero Locations

Dynamic Response of Linear Systems Impact of Pole & Zero Locations

一款超低噪声快速启动的CMOS带隙基准电路设计刘鸿雁

一款超低噪声快速启动的CMOS带隙[..] 刘鸿雁

CMOS射频集成电路分析与设计清华池保勇

CMOS射频集成电路分析与设计清华池保勇

IEEE Std 802.11b-1999

IEEE Std 802.11b-1999

CMOS高性能运算放大器研究与设计

CMOS高性能运算放大器研究与设计

Analog-to-Digital Conversion 3rd

Analog-to-Digital Conversion 3rd

Dracula Reference

Dracula Reference

Inc. Cadence Design Sys tems

Virtuoso Spectre Circuit Simulator RF Analysis Theory

Virtuoso Spectre Circuit Simulator RF Analysis Theory

Cadence Design Systems, Inc.

Nios II Processor Reference Guide

Nios II Processor Reference Guide

Intel Corporation

Sigma-Delta ADCs - Tutorial | Maxim Integrated

Sigma-Delta ADCs - Tutorial | Maxim Integrated

Triple-Speed Ethernet Intel® FPGA IP User Guide

Triple-Speed Ethernet Intel® FPGA IP User Guide

Intel Corporation

A 25Gb/s PAM4 Transmitter in 90nm CMOS SOI

A 25Gb/s PAM4 Transmitter in 90nm CMOS SOI

Instruction for Camera-Ready Paper

Instruction for Camera-Ready Paper

PrimeSim� User Guide: Pro and SPICE

PrimeSim� User Guide: Pro and SPICE

1.5Bit 级pipelined+ADC典型单级电路结构实现研究

1.5Bit 级pipelined+ADC典型单[..]

Session 34

Session 34

Category: This application note and accompanying source code shows designers how to create a very small PCIe to AXI bridge which supports 1 DWORD reads and writes from the host to the FPGA Endpoint

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge (XAPP1286)

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...