理工书库 lilin | Category: This application note and accompanying source code shows designers how to create a very small PCIe to AXI bridge which supports 1 DWORD reads and writes from the host to the FPGA Endpoint

Discover (Random Books)

模拟集成电路设计

模拟集成电路设计

(EE) Razavi, Design of Analog CMOS Integrated Circuits 2nd

(EE) Razavi, Design of Analog CMOS Integrated Circuits 2nd

Gabriel Alfonso Rincon-Mora

Gabriel Alfonso Rincon-Mora

Voltage References From Diodes to Precision High-Order Bandgap ...

Kluwer - The Designer's Guide to Spice and Spectre.tif

Kluwer - The Designer's Guide to Spice and Spectre.tif

CMOS模拟IP线性集成电路

CMOS模拟IP线性集成电路

SystemVerilog 验证方法学 - Verification Methodology Manual for SystemVerilog

SystemVerilog 验证方法学 - Verification Methodology Manual for SystemVerilog

Janick Bergeron & Eduard Cemy & Alan Hunter & Andrew Nightingale 著 & 夏宇闻译

宽带可变增益放大器的研究与设计

宽带可变增益放大器的研究与设计

Phillip E. Allen-CMOS Analog Circuit Design

Phillip E. Allen-CMOS Analog Circuit Design

Session 29V

Session 29V

CMOS Analog Circuit Design (1)

CMOS Analog Circuit Design (1)

introduction.ppt

introduction.ppt

一种基于内部迟滞比较器的新型RC振荡器

一种基于内部迟滞比较器的新型RC振荡器

LINEAR SYSTEMS AND SIGNALS

LINEAR SYSTEMS AND SIGNALS

B. P. Lathi & R. A. Green

Session 25: DRAM

Session 25: DRAM

PrimeWave� Design Environment for Reliability Analysis User Guide

PrimeWave� Design Environment for Reliability Analysis User ...

一种具有温度补偿高电源抑制比的带隙基准源何捷

一种具有温度补偿高电源抑制比的带隙基准源何捷

Introduction to RF Power Amplifier Design and Simulation (Abdullah E.) (Z-Library)

Introduction to RF Power Amplifier Design and Simulation (Abdullah ...

Session 6

Session 6

Category: This application note and accompanying source code shows designers how to create a very small PCIe to AXI bridge which supports 1 DWORD reads and writes from the host to the FPGA Endpoint

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge (XAPP1286)

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...