理工书库 lilin | Category: This application note and accompanying source code shows designers how to create a very small PCIe to AXI bridge which supports 1 DWORD reads and writes from the host to the FPGA Endpoint

Discover (Random Books)

集成稳压电路系统鲁棒性与快速响应研究

集成稳压电路系统鲁棒性与快速响应研究

Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range

Design techniques for cascoded CMOS op amps with improved PSRR ...

D.B. Ribner & M.A. Copeland

锁相环技术(第3版)——PhaseLock Techniques, Third Edition

锁相环技术(第3版)——Phase[..] Techniques, Third Edition

Floyd M. Gardner 著 & 姚剑清 & 译

模拟集成电路设计与仿真-何乐年

模拟集成电路设计与仿真-何乐年

射频电路与芯片设计要点（中文版）

射频电路与芯片设计要点（中文版）

低压低功耗CMOS带隙电压基准及启动电路设计许长喜

低压低功耗CMOS带隙电压基准及启[..] 许长喜

High-Speed Architecture for a Programmable Frequency Divider and a Dual-Modulus Prescaler - Solid-State Circuits, IEEE Journal of

High-Speed Architecture for a Programmable Frequency Divider ...

SCHMITT TRIGGER CIRCUIT USING MOS TRANSISTORS AND HAVING CONSTANT THRESHOLD VOLTAGES

SCHMITT TRIGGER CIRCUIT USING MOS TRANSISTORS AND HAVING CONSTANT ...

Noise in Solid-state Devices and Lasers

Noise in Solid-state Devices and Lasers

TWO-STAGE FULLY-DIFFERENTIAL OPAMPS

TWO-STAGE FULLY-DIFFERENTIAL OPAMPS

LDO模拟集成电路设计

LDO模拟集成电路设计

Verilog HDL Design Examples

Verilog HDL Design Examples

Joseph Cavanagh

Matching Analysis and the Design of Low Offset Amplifiers

Matching Analysis and the Design of Low Offset Amplifiers

Signal and Power Integrity - Simplified, Third edition

Signal and Power Integrity - Simplified, Third edition

基于功耗优化的Pipelined+ADC系统结构设计与关键单元研究 (1)

基于功耗优化的Pipelined+[..] (1)

一种基于LDO线性稳压器的放大器设计

一种基于LDO线性稳压器的放大器设计

Seven Steps to Successful Analog-to-Digital Signal Conversion (Noise Calculation for Proper Signal Conditioning) (Rev. 0)

Seven Steps to Successful Analog-to-Digital Signal Conversion ...

Analog Devices, Inc.

一种带瞬态响应增强的无电容型LDO

一种带瞬态响应增强的无电容型LDO

Category: This application note and accompanying source code shows designers how to create a very small PCIe to AXI bridge which supports 1 DWORD reads and writes from the host to the FPGA Endpoint

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge (XAPP1286)

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...