简并点优化的高性能带隙基准电路
未知
Static Timing Analysis final
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
Nonlinear Hybrid Continuous/Discre[..] Models (Atlantis Studies ...
Marat Akhmet
基于CMOS工艺的负压低压差线性稳[..]
一种动态零点补偿的LDO线性稳压器设计
ADS应用详解：射频电路设计与仿真
陈艳华，李朝晖，夏玮编著
ofdm功能说明文档
Jun Wen Luo
Advanced data converters G Manganaro
Session 23
Verilog HDL Design Examples
Joseph Cavanagh
2004Beek
Microstrip Filters for RFMicrowave Applications, Second Edition ...
4<8=8AB@0B>@
ESD Design and Synthesis
Analytical Phase-Noise Modeling and Charge Pump Optimization ...
Frank Herzel;Sabbir A. Osmany;J. Christoph Scheytt
Spectre Circuit Simulator Components and Device Models Reference
Inc. Cadence Design Sys tems
ESD in Silicon Integrated Circuits
PHASE ERROR CANCELLATION
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...
Xilinx, Inc.