Modelithics Optimized LNA Design April MWJ 2021
未知
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
802.11 无线权威指南
LAN/MAN Standards Committee of the IEEE Computer Society
LDO设计-tangzhangwen
Zhangwen Tang
Standard Verification Rule Format (SVRF) Manual 2020
Mentor Graphics Corporation
离散时间控制系统（第二版） Katsuhiko ； Ogata (z-lib.org)
1V供电的低噪声带隙基准电压源
ch3_pnjunction
Claudio Talarico
CN101140511B-硅谷数模[..] carry binary adder
Session 4: Processors
开关电容电路 从入门到精通
一种快速瞬态响应的无片外电容LDO的设计
半导体器件物理与工艺电子版 第二版(cut)
Session 15
compact trimming design of a high precision reference
基准源、噪声、开关电容及Monte Carlo仿真
Spectre Classic Simula tor, Spectre APS, Spectre X, Spectre ...
Inc. Cadence Design Sys tems
一种动态零点补偿的LDO线性稳压器设计
Calibre® DESIGNrev Reference Manual
Siemens Industry Software
Calibre® DESIGNrev Layout Viewer User's Manual