二级运放建立时间与相位裕度的分析与优化
未知
On-Chip Compensated Error Amplifier for
Digital Logic and Computer Design
M. MORRIS MANO
IEEE Std 802.11ac™-2013, IEEE Standard for Information technology—Teleco[..] ...
LAN/MAN Standards Committee of the IEEE Computer Society
一种无片外电容LDO的瞬态增强电路设计
Electronic Circuit and System Simulation Methods
Lawrence T. Pillage, Ronald A. Rohrer, Chandramouli Visweswariah
Silicon-Germanium Heterojunction Bipolar Transistors (2002)
Microsoft Word - LNA.doc
Bandgap & LDO-李福乐
Administrator
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
精通开关电源设计-中文版-第一版
Operation and Modeling of the MOS Transistor By Tsividis
架构艺术
Spectre Circuit Simulator RF Analysis Library Reference
Inc. Cadence Design Sys tems
柯明道ESD简洁版
zju
集成电路版图设计 [陆学斌 主编] 2012年版
运算放大器 理论与设计 9影印版 (荷)惠意欣著
二级密勒补偿运算放大器
Ray
模拟集成电路设计精粹——Analog Design Essentials
Willy M.C. Sansen 著 & 陈莹梅 译 & 王志功 审校