数字集成电路物理设计
陈春章 艾 霞 王国雄 编著
Relationship between frequency response and settling time of ...
B.Y.T. Kamath, R.G. Meyer & P.R. Gray
Microsoft PowerPoint - PLLnoise_jitter02[..] [相容模式]
cwhsu
CMOS Mix-Signal Circuit Design Baker
未知
2-Stage OTA Design
A 2-dB noise figure 900-MHz differential CMOS LNA - Solid-State ...
Memory systems_ cache, DRAM, disk -- Bruce Jacob, Spencer Ng, ...
Kluwer - The Designer's Guide to Spice and Spectre.tif
kenneth
Gray Hurst Analysis and Design of Analog Integra
微波工程
David M. Pozar
A simple three-terminal IC bandgap reference
A.P. Brokaw
高速数字电路设计中信号完整性分析与研究
Network Analysis and Feedback Amplifier Design 12th ed - H. ...
John
用于射频SOC芯片的低噪声高电源抑[..]
超标量处理器设计 (姚永斌) (z-lib.org)
一种基于内部迟滞比较器的新型RC振荡器
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai
A Low Power Two Stages CMOS OpAmp
CMOS Fractional-N Synthesizers: Design for High Spectral Purity ...
Bram De Muer & Michiel Steyaert