高速串行接口时钟数据恢复电路设计研究
未知
Standard Verification Rule Format (SVRF) Manual 2023
Siemens Industry Software
Flipping the CMOS Switch
Xue Jun Li & Yue Ping Zhang
学校代码 10530 学 号 201110061316
zxsr70885
基于Latch的CMOS动态比较器的研究
CN104977963A-兆易创新[..] (1)
All-Digital Frequency Synthesizer for RF Wireless Application
tcheng
introduction.ppt
kdjwang
Numerical Methods for Wave Equations in Geophysical Fluid Dynamics ...
4<8=8AB@0B>@
通信系统中的多采样率信号处理
Microsoft Word - Telescopic.doc
chwtang
Gray Hurst Analysis and Design of Analog Integra
Session 11: Advanced Wireline Links and Techniques
A Single-Trim CMOS Bandgap Reference With aInaccuracy of0.15% ...
Guang Ge & Cheng Zhang & Gian Hoogzaad & Kofi A. A. Makinwa
一种自参考结构的高速高精度片上时钟[..]
ISSCC2021 Session 17
SystemVerilog 验证方法学 - Verification Methodology Manual for SystemVerilog
Janick Bergeron & Eduard Cemy & Alan Hunter & Andrew Nightingale 著 & 夏宇闻 译
锁相环(PLL)电路设计与应用
(日)远坂俊昭 著 何希才译
IEEE Standard for Ethernet