A 25Gb/s PAM4 Transmitter in 90nm CMOS SOI
Author
集成电路掩模设计－基础版图技术
未知
25Gbps系统封装和高速互连的信[..]
Distributed Loss-Compensation Techniques for Energy-Efficient ...
Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture ...
Behzad Razavi
基于零极点追踪的高稳定性片内LDO[..]
芯片漫游指南
Analog-Circuit-co[..]
Sweetspot
Calibre® xACT User's Manual
Siemens Industry Software
锁相环型频率综合器中的高速分频器 袁泉
Synthesis of Arithmetic Circuits : FPGA, ASIC, and Embedded ...
Deschamps & Jean-Pierre. & Bioul & Gery Jean Antoine. & Sutter & Gustavo D.
Truly Nonlinear Oscillations: Harmonic Balance, Parameter Expansions, ...
Ronald E. Mickens
Session 27
Intel® Quartus® Prime Standard Edition User Guide Platform Designer
Intel Corporation
CN101140511B-硅谷数模[..] carry binary adder
Dynamic offset compensated CMOS amplifiers-Huijsing
Circuit Simulation by Farid N. Najm (z-lib.org)
IEEE Std 802.11ac™-2013, IEEE Standard for Information technology—Teleco[..] ...
LAN/MAN Standards Committee of the IEEE Computer Society