JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx, Inc.
12bit pipeline ADC design
未知
Design Procedure for Two-Stage CMOS Transconductance Operational ...
一种带软启动电路的带隙基准电压源的实现 张科
CNKI
ISSCC2021-T2-Fund[..] of Memory Subsystem Design for HPC and ...
Microsoft PowerPoint - 第十一章 带隙基准 [兼容模式]
AMBA AXI and ACE Protocol Specification AXI3, AXI4, and AXI4-Lite ...
ARM Limited
Michiel Steyaert CMOS CELLULAR RECEIVER FRONT-ENDS
CMOS TRANSCONDUCTANCE AMPLIFIER WITH FLOATING OPERATING POINT
超标量处理器设计 (姚永斌) (z-lib.org)
lnaDesign4
Raed Abd-Alhameed
VLSI Physical Design: From Graph Partitioning to Timing Closure
Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu
Static timing analysis for nanometer designs a practical approach ...
Nonlinear Hybrid Continuous/Discre[..] Models (Atlantis Studies ...
Marat Akhmet
二级米勒补偿运算放大器设计教程
Ray
一种低压CMOSLDO稳压电源电路
Adaptive Filter Theory 5/E
Simon Haykin
LDO设计小结一
zeng zhen
IEEE Std 802.11ac™-2013, IEEE Standard for Information technology—Teleco[..] ...
LAN/MAN Standards Committee of the IEEE Computer Society