Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert
两种新型CMOS带隙基准电路 程军
CNKI
eetop.cn (Paper)The Flipped Voltage Follower A Useful Cell for
未知
Generate ESD Source in ADS
TU,NASH (K-Taiwan,ex1)
DDS关键公式计算
琥珀主
通信原理公式手册
艇长
Analysis and Design of ESD Protection for Robust Low-Power Pierce ...
Kim B. Ostman & Erlend Strandvik & Phil Corbishley & Tor Oyvind Vedal & Mika Salmi
ISSCC2021-T2-Fund[..] of Memory Subsystem Design for HPC and ...
Session 21
模拟CMOS集成电路设计第一版
Computer Arithmetic - Algorithms and Hardware Designs
Parhami
数字集成电路物理设计
陈春章 艾 霞 王国雄 编著
SSReader Print.
kxy
【汉化】Static Timing Analysis for Nanometer DesignsA Practical ...
TEMPERATURE AND PROCESS (56) COMPENSATED CURRENT REFERENCE CIRCUITS
Analysis and Design of Monolithic, High PSR, Linear Regulators ...
Vishal
Spectre Circuit Simulator Reference
Inc. Cadence Design Sys tems
Gabriel Alfonso Rincon-Mora
Voltage References From Diodes to Precision High-Order Bandgap ...
IEEE Standard for Information Technology—Teleco[..] and information ...
LAN/MAN Standards Committee of the IEEE Computer Society