SystemVerilog验证 测试平台编写指南
未知
Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...
IEEE
Bandgap & LDO-李福乐
Administrator
Standard Verification Rule Format (SVRF) Manual 2020
Mentor Graphics Corporation
DDS关键公式计算
琥珀主
Spectre FX Circuit Simu lator User Guide
Inc. Cadence Design Sys tems
ISSCC2021-T3-Silicon Photonics – from Basics to ASICs
Session 19
CN103036558B-SMIC[..]
池保勇 CMOS射频集成电路分析与设计
模拟集成电路分析与设计
格雷
低功率、高分辨率的A-D转换器@2018
作者
Static Timing Analysis final
CMOS Circuit Design, Layout, and Simulation
Baker, R. Jacob
Layout Techniques for Integrated Circuit Designers
Sahrling
LINEAR SYSTEMS AND SIGNALS
B. P. Lathi & R. A. Green
Session 12
The Problem of PLL Power Consumption
Behzad Razavi
数字VLSI芯片设计 使用Cadence和Synopsys CAD工具
艾瑞克·布鲁范德著