模拟集成电路设计 以LDO为例
Gabriel
电路分析
未知
bingdian001.com
Session 20: High-Performance VCOs
MT-001: Taking the Mystery out of the Infamous Formula,'SNR ...
Walt Kester
ISSCC2021 Session 23
Harmonic Balance for Nonlinear Vibration Problems
0002624
A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier - Solid-State Circuits, ...
IEEE
数字信号处理的FPGA实现(第3版[..]
LDO环路稳定性仿真分析
A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process
Wenzha Yang & Yi Zhang & Enwen Dai & ZhiLin Feng & Wei Li
Xilinx DS534, FIR Compiler v5.0, Data Sheet
Xilinx, Inc.
Session 12
ISSCC2021 Session 17
模拟CMOS集成电路设计 第2版14609998
Low Drop-Out Voltage Regulators: Capacitor-less Architecture ...
Joselyn Torres & Mohamed El-Nozahi & Ahmed Amer & Seenu Gopalraju & Reza Abdullah & Kamran Entesari & Edgar Sanchez-Sinencio
CN101140511B-硅谷数模[..] carry binary adder
Session 36: Hardware Security
IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...
Design Automation Standards Committee of the IEEE Computer Society