Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...
IEEE
Session 23
未知
Low power and low voltage chopper amplifier without LPF
MSSC.2016.B. Razavi-TSPC Logic
A 76 dB 1.7 GHz 0.18 m CMOS Tunable TIA Using Broadband Current ...
Hossein Miri Lavasani & Wanling Pan & Brandon Harrington & Reza Abdolvand & Farrokh Ayazi
SAR ADC和SD ADC设计-工业应用
PrimeSim� HSPICE® User Guide: Signal Integrity Modeling and ...
Inc. Synopsys
ISSCC2021-T5-Cali[..] Techniques in ADCs
Analysis and Design of CMOS Clocking Circuits for Low Phase ...
Woorham Bae & Deog-Kyoon Jeong
Synthesis and Optimization of Digital Circuits (Giovanni De ...
A CMOS Chopper Opamp with Integrated Low-Pass Filter
jssc.2005.Replica Compensated Linear Regulators for PLLs
New developments in IC voltage regulators
R.J. Widlar
模拟集成电路设计与仿真-何乐年
Edward
自适应滤波器原理
（美）赫金 & 郑宝玉等译
IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...
Design Automation Standards Committee of the IEEE Computer Society
Universal Verification Methodology (UVM) Cookbook
Functional Verification Methodology Team - Mentor & A Siemens Business
Spice Modeling and Simulation of a MPPT Algorithm
Verilog数字VLSI设计教程
【作 者】李林编著