理工书库 lilin | Category: area-efficient high-performance FIR filters utilizing either Multiply-Accumulate (MAC) or Distributed Arithmetic (DA) architectures.

Discover (Random Books)

PLL频率合成器的杂散性能分析

PLL频率合成器的杂散性能分析

适宜于系统集成的高速高精度模数转换电路设计技术研究-李福乐

适宜于系统集成的高速高精度模数转换[..]

eetop.cn CMOS VLSI Design A Circuits and Systems Perspective 4th Edition

eetop.cn CMOS VLSI Design A Circuits and Systems Perspective ...

MT-001: Taking the Mystery out of the Infamous Formula,'SNR = 6.02N + 1.76dB,' and Why You Should Care

MT-001: Taking the Mystery out of the Infamous Formula,'SNR ...

Analog-Circuit-compilation-yang-1

Analog-Circuit-co[..]

基于ac620的fpga系统设计与验证实战指南20190516

基于ac620的fpga系统设计与[..]

CMOS集成电路中静电防护电路的设计与研究

CMOS集成电路中静电防护电路的设[..]

Numerical Simulation of Optical Wave Propagation With Examples in Matlab

Numerical Simulation of Optical Wave Propagation With Examples ...

Jason D. Schmidt

CN105530002B-中电华大2018-抗PVT的振荡器

CN105530002B-中电华大[..]

Sampled Systems and the Effects of Clock Phase Noise and Jitter Application Note (AN-756)

Sampled Systems and the Effects of Clock Phase Noise and Jitter ...

Analog Devices, Inc.

LDO的三种频率补偿方案实现

LDO的三种频率补偿方案实现

Smoothing the Way for Digital Phase-Locked Loops: Clock Generation in the Future with Digital Signal Processing for Mitigating Spur and Interference

Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...

Cheng-Ru Ho & Mike Shuo-Wei Chen

CN101969305B-威盛电子2012-Potential conversion circuit

CN101969305B-威盛电子[..] conversion circuit

微波工程

微波工程

802.11 无线权威指南

802.11 无线权威指南

LAN/MAN Standards Committee of the IEEE Computer Society

js.2010.PFD biased with shunt regulator

js.2010.PFD biased with shunt regulator

a-new-semiconductor-voltage-standard

a-new-semiconduct[..]

Session 8

Session 8

Category: area-efficient high-performance FIR filters utilizing either Multiply-Accumulate (MAC) or Distributed Arithmetic (DA) architectures.

Xilinx DS534, FIR Compiler v5.0, Data Sheet

Xilinx DS534, FIR Compiler v5.0, Data Sheet