Modified modeling of Miller compensation for two-stage operational ...
H.C. Yang;D.J. Allstot
PrimeTime User Guide
Synopsys, Inc.
计算电磁学 by 王秉中,邵维 (z-lib.org)
CNKI
ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application ...
未知
Introductory Circuit Analysis Thirteenth Edition Global Edition
Robert L. Boylestad
研究生系列教材 数字信号处理：时域离散随机信号处理 11761429
一种用于低功耗LDO的CMOS电压[..]
ISSCC2021 Session 17
模拟集成电路信号完整性中抖动与振铃[..]
信号与系统 2nd 西蒙赫金
PoleZero.dvi
ee214b gmid
TrnoiseAN.fm
mtian
Session 36: Hardware Security
Quantus Substrate Tech nology Characterization Manual
Inc. Cadence Design Sys tems
Universal Verification Methodology (UVM) Cookbook
Functional Verification Methodology Team - Mentor & A Siemens Business
模拟集成电路分析与设计 洪志良
CN106357266B-华为20[..]
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...
Xilinx, Inc.
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx DS534, FIR Compiler v5.0, Data Sheet
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)