RISC-V IOMMU Architecture Specification
IOMMU Task Group
ISSCC2021-T10-Fun[..] of Fully-Integrated Voltage Regulators
未知
模拟CMOS集成电路设计第一版
ISSCC2021-T11-Ult[..] Power Wireless Receiver Design
微波射频电路设计与仿真100例
Administrator
Cancellation of Amplifier Offset and f-Noise An Improved Chopper ...
频率补偿研究心得
番茄花园
eetop.cn TN07CLDR001 1 3
拉扎维 数据转换器设计 原版
Hajimiri Analog DRAFT012021
使用ADS对多个S参数进行离散扫描
XU,YUE (K-China,ex1)
Julia中文文档
多采样率系统：采样率转换和数字滤波器组
eetop.cn (Paper)The Flipped Voltage Follower A Useful Cell for
Bandgap & LDO-李福乐
CMOS IC LAYOUT
Wei Zhi
SAR ADC和SD ADC设计-工业应用
Microsoft Word - PREAMBLE.DOC
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...
Xilinx, Inc.
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx DS534, FIR Compiler v5.0, Data Sheet
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)