Precise delay generation using coupled oscillators
J.G. Maneatis & M.A. Horowitz
Next-Generation ADCs, High-Performance Power Management, and ...
未知
DDS关键公式计算
琥珀主
低中频接收机中复数滤波器的设计
RF and Microwave Power Amplifier Design, Second Edition
Andrei Grebennikov
Nonlinear Hybrid Continuous/Discre[..] Models (Atlantis Studies ...
Marat Akhmet
LINEAR SYSTEMS AND SIGNALS
B. P. Lathi & R. A. Green
ofdm功能说明文档
Jun Wen Luo
LDO的三种频率补偿方案实现
Design of Sigma-Delta Converters in MATLAB-
一种带过温保护和折返电流限的LDO设计
DELAY LOCKLOOP CIRCUIT
Leblebici D. Fundamentals of High-FrequencyAnalog IC 2ed 2021
Session 8: Ultra-High-Speed Wireline
(EE) Razavi, Design of Analog CMOS Integrated Circuits 2nd
Pyros Interactive Viewer User Guide
Inc. Synopsys
Verilog HDL Design Examples
Joseph Cavanagh
Analog Behavioral Modeling with the Verilog-A Language
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...
Xilinx, Inc.
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx DS534, FIR Compiler v5.0, Data Sheet
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)