PHASE ERROR CANCELLATION
未知
Verilog HDL Design Examples
Joseph Cavanagh
基于自偏置技术的锁相环设计 刘克赛2019
刘克赛
Session 4: Processors
ISSCC2021-T3-Silicon Photonics – from Basics to ASICs
Design Procedure for Two-Stage CMOS Opamp using gm/ID design ...
Bakr Hesham & El-Sayed Hasaneen & Hesham F. A. Hamed
RISC-V手册
Da
一种10 ppm oC低压CMOS带隙电压基准源设计 朱樟明
CNKI
Digitally-assisted design of data converters
4<8=8AB@0B>@
Analysis and Design of Transimpedance Amplifiers for Optical ...
CH01
Godming
EDA与IC设计 CMOS集成电路后端设计与实战
刘峰编著
Instruction for Camera-Ready Paper
Guo-Ping Ru
反馈系统
Feedback Systems An Introduction for Scientists & Engineers (2008, Princeton University Press)
LDO设计小结二
zeng zhen
Low-noise monolithic amplifier design: Bipolar versus CMOS
半导体器件物理与工艺电子版 第二版(cut)
锁相环技术(第3版)——Phase[..] Techniques, Third Edition
Floyd M. Gardner 著 & 姚剑清 & 译
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx, Inc.
Xilinx DS534, FIR Compiler v5.0, Data Sheet