RFIC2 Razavi
未知
Noise and Spur Comparison of Delta-Sigma Modulators in Fractional-N ...
Bo Zhou & Yao Li & Fuyuan Zhao
Microsoft Word - LNA.doc
CN106656160A-上海集成[..]
FPGA 全芯片 ESD 防护设计和优化
USER
一种自适应补偿的宽输入LDO设计
PCI Express Base r3.1
Bill Haffner
Static Timing Analysis final
Low Drop-Out Voltage Regulators: Capacitor-less Architecture ...
Joselyn Torres & Mohamed El-Nozahi & Ahmed Amer & Seenu Gopalraju & Reza Abdullah & Kamran Entesari & Edgar Sanchez-Sinencio
Design of class AB output stages using the structural methodology
V. Ivanov & I. Filanovsky
thesis.dvi
Handbook of Algorithms for Physical Design Automation
Charles J. Alpert, Dinesh P. Mehta, Sachin S. Sapatnekar
低功耗的高速高精度运放设计
Abidi-Pan, Hui.University of California, Los Angeles
Design Procedure for Two-Stage CMOS Opamp using gm/ID design ...
Bakr Hesham & El-Sayed Hasaneen & Hesham F. A. Hamed
CN101969305B-威盛电子[..] conversion circuit
LDO设计论文
Zhangwen Tang
Dynamic Analysis of Switching-Mode DC DC Converters-Springer ...
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx, Inc.
Xilinx DS534, FIR Compiler v5.0, Data Sheet