NONE
TOM
模拟集成电路设计 以LDO为例
Gabriel
Understanding Jitter and Phase Noise : A Circuits and Systems ...
Nicola Da Dalt; Ali Sheikholeslami & Ali Sheikholeslami
系统芯片中的全数字锁相环设计
未知
开关电源中张弛振荡器的研究与设计
模拟CMOS集成电路设计第一版
Jespers-The gm ID Methodology, a sizing tool
Distributed MOS varactor biasing for VCO gain equalization in ...
J. Mira & T. Divel & S. Ramet & J.-B. Begueret & Y. Deval
逐达逼近型模数转换器的低功耗与高速[..]
509764_1_En_Print[..]
0014813
Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert
Analog Circuit Design Volume 2 Immersion in the Black Art of ...
Bob Dobkin,John Hamburger
CN103036558B-SMIC[..]
Next-Generation ADCs, High-Performance Power Management, and ...
Cadence SKILL Lan guage Reference
Inc. Cadence Design Sys tems
TI-CICC2006-A Sub-i V Low-Noise Bandgap Voltage Reference
Temperature in EMX
kapur
Accurate and Rapid Measurement of IP2 and IP3
Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,
Xilinx, Inc.