CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
CMOS Circuit Design, Layout, and Simulation
Baker, R. Jacob
ISSCC2020-01 Digest
未知
Session 33: High-Voltage, GaN and Wireless Power
纳米级CMOS逐次逼近A D转换器设计研究与实现
Design of an Active Harmonic Rejection N-Path Filter for Highly ...
Caleb Mosby Munsill
一种高精度的CMOS带隙基准电压源
Striving for small-signal stability - IEEE Circuits and Devices ...
IEEE
Gabriel Rincon-Mora - Analog IC Design with Low-Dropout Regulators ...
Analog IC Design & Low-Dropout Regulators (LDOs) (Electronic Engineering) (2009) ...
使用ADS对多个S参数进行离散扫描
XU,YUE (K-China,ex1)
运放chopper基本原理
SENASIC
带隙基准电路的研究
<CCC6B3A4CEC4>
Handbook of Algorithms for Physical Design Automation
Charles J. Alpert, Dinesh P. Mehta, Sachin S. Sapatnekar
工作于亚阈值区的偏置基准电路-峰值电流镜
零点极点
LDO线性稳压器中高性能误差放大器的设计
Harmonic Balance Finite Element Method: Applications in Nonlinear ...
Junwei Lu & Xiaojun Zhao & Sotoshi Yamada
Temperature in EMX
kapur
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx, Inc.