Calibre® DESIGNrev Layout Viewer User's Manual
Siemens Industry Software
简并点优化的高性能带隙基准电路
未知
Microsoft Word - RDK FractN PLL Tutorial v1.0 090420
ramullen
A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...
Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin
应用随机过程概率论模型导论 (Sheldon M.Ross) (Z-Library)
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
Next-Generation ADCs, High-Performance Power Management, and ...
Quantus Substrate Tech nology Characterization Manual
Inc. Cadence Design Sys tems
Spectre Circuit Simulator Components and Device Models Reference
两种新型CMOS带隙基准电路 程军
CNKI
CMOS运算放大器和比较器的设计及应用 [GabrielAlfonsoRi[..] 著] 2014年版
UNIX环境高级编程
W.RICHARD STEVENS
The Art of Analog Layout, Second Edition
Alan Hastings
Modified modeling of Miller compensation for two-stage operational ...
H.C. Yang;D.J. Allstot
AMBA总线规范_V2.0
kongsuo
线性代数教材(同济五版+学习辅导与[..]
Acampo GmbH
一种基于LDO稳压器的带隙基准电压源设计
Noise in Solid-state Devices and Lasers
DesignWare Synthesizable Components for AMBA 3 AXI, and AMBA ...
Synopsys, Inc.