Design Procedure for Two-Stage CMOS Transconductance Operational ...
未知
Cadence高速电路板设计
Session 30: Non-Volatile Memories
Analog Behavioral Modeling with the Verilog-A Language
CN104391533A-High[..] (power supply rejection ratio) LDO (low ...
Gabriel Alfonso Rincon-Mora
Voltage References From Diodes to Precision High-Order Bandgap ...
CMOS集成电路EDA技术
作者
低电压CMOS分数分频锁相环频率综合器 关键技术研究
LU HUNG
半导体物理与器件 （第三版）
（美）尼曼著 赵毅强 姚素英 解晓东等译
精通开关电源设计（第2版）
Power supply rejection ratio in operational transconductance ...
IEEE
DCDC变换器工作原理及设计
MPS
Virtuoso Spectre Circuit Simulator RF Analysis Theory
Cadence Design Systems, Inc.
Low power and low voltage chopper amplifier without LPF
反馈运算放大器电路的噪声分析和设计
Topic 8 Circuit Envelope
Rashaunda Henderson
393747_Print.indd
0009172
VerilogA系统设计与仿真（可[..]
Avalon® Interface Specifications
Intel Corporation