CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
一种基于LDO线性稳压器的放大器设计
未知
Phase-Locked Loops Design, Simulation, and Applications (Roland ...
Session 9
A mixed-mode esd protection circuit simulation-design methodology ...
系统芯片中的全数字锁相环设计
lnaDesign4
Raed Abd-Alhameed
Chap1_20160228_4.dvi
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...
Xilinx, Inc.
2005 Book ClockGeneratorsFo[..]
Design of class AB output stages using the structural methodology
V. Ivanov & I. Filanovsky
模拟电路版图的艺术 第二版
Alan Hastings
Python数据分析与算法指南（套[..]
江雪松 & 邹静 & 邓立国 & 翟锟 & 胡锋 & 周晓然 & 王国平 & 白宁超 & 唐聃 & 文俊 & 张若愚 & 洪锦魁
New Trends in Computational Electromagnetics (Özgür Ergül, Ozgur ...
Chopper Stabilized Amplifiers
sean
5.0Gbps高速串行USB3.0[..]
2010_FrontMatter_[..]
Steve Bonney
低功耗CMOS逐次逼近型模数转换器
Standard Verification Rule Format (SVRF) Manual
Mentor Graphics Corporation
Questa Verification IP Data Book