SARADC设计
李福乐
Chap1_20160228_4.dvi
未知
PoleZero.dvi
SPI Block Guide V4
Freescale Semiconductor, Inc.
ISSCC2021-SC3-Clo[..] Clock Distribution, and Clock Management ...
开关电容电路 从入门到精通
学校代码： 10246
tcheng
js.2010.PFD biased with shunt regulator
A fast-settling CMOS op amp for SC circuits with 90-dB DC gain
K. Bult;G.J.G.M. Geelen
带隙基准电路的研究
<CCC6B3A4CEC4>
微波工程 （第3版）
（美）DAVID M.POZAR著 张肇仪 周乐柱 吴德明等译
一款超低噪声快速启动的CMOS带隙[..] 刘鸿雁
Full page photo print
aboozar
RISC-V IOMMU Architecture Specification
IOMMU Task Group
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
Algorithms for VLSI Physical Design Automation, 3E
Naveed Sherwani
MATLAB信号处理
刘波
Traveling Wave Analysis of Partial Differential Equations Numerical ...
Questa Verification IP Data Book
Mentor Graphics Corporation