CMOS带隙电压基准的误差及其改进 陈浩琼
未知
PDFѹËõÆ÷
NumericalOptimiza[..]
未命名图书
VerilogA系统设计与仿真（可[..]
DjVu Document
Gustavo
Static Timing Analysis final
Topic 8 Circuit Envelope
Rashaunda Henderson
在线作Bode/Nyquis
yzx
Fire and Ice QXC to Quantus Migration Guide
Inc. Cadence Design Sys tems
Antenna Theory
Constantine A. Balanis
Design of Bandgap Reference and Current Reference Generator ...
Nios II Processor Reference Guide
Intel Corporation
基准源和温度检测模块设计
zwtang
Session 8: Ultra-High-Speed Wireline
补偿电路总结
番茄花园
深入Linux内核架构
COMS集成锁相环电路设计 张刚
PCI Express PHY v1.0 LogiCORE IP Product Guide
Xilinx, Inc.
Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon®-MM Interface ...
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...