a-new-semiconduct[..]
未知
基于功耗优化的Pipelined+[..] (1)
CN104601160B-灿芯半导[..]
RF Circuit Design (Information and Communication Technology ...
Richard C. Li
Session 8: Ultra-High-Speed Wireline
Sigma-Delta Converters. Practical Design Guide (José M. de la ...
通信原理 第7版 学习辅导与考研指导
曹丽娜，樊昌信编著
Generate ESD Source in ADS
TU,NASH (K-Taiwan,ex1)
Session 2: Highlighted Chip Releases: 5G and Radar Systems
DESIGN WITH OPERATIONAL AMPLIFIERS AND
概率论基础教程 原书第9版
（美）罗斯著
CMOS带隙电压基准的误差及其改进 陈浩琼
CMOS模拟集成电路设计与仿真实例 基于Hspice
bingdian001.com
Session 17
Fundamentals of Differential Equations
R. Kent Nagle & Edward B. Saff & Arthur David Snider
Session 34
Understanding Jitter Requirements of PLL-Based Processors Application ...
ANALOG DEVICES INC.
PCI Express PHY v1.0 LogiCORE IP Product Guide
Xilinx, Inc.
Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon®-MM Interface ...
Intel Corporation
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...