Single miller capacitor frequency compensation technique for ...
未知
数字VLSI芯片设计 使用Cadence和Synopsys CAD工具
艾瑞克·布鲁范德著
通信系统第五版西蒙赫金
IP3 and Intermodulation Guide | Maxim Integrated
A 25Gb/s PAM4 Transmitter in 90nm CMOS SOI
Author
High Performance SAR-based ADC Design in Deep Sub-micron CMOS
lei sun
Computing the continuous discretely. Integer-point enumeration ...
Session 35: Adaptive Digital Techniques for Variation Tolerant ...
16位高速CMOS流水线模数转换器[..] (1)
深入理解linux虚拟内存管理(英文)
数字集成电路电路、系统与设计(第2[..] 拉贝艾(Jan M.Rabaey)、 Anantha Chandrakasan
基于自偏置技术的锁相环设计 刘克赛2019
刘克赛
Numerical Methods for Ordinary Differential Equations by J. ...
Constraining Designs for Synthesis and Timing Analysis A Practical ...
ESD Design and Synthesis (1)
半导体物理与器件(第三版)中文版
Abidi-Pan, Hui.University of California, Los Angeles
Design Procedure for Two-Stage CMOS Opamp using gm/ID design ...
Bakr Hesham & El-Sayed Hasaneen & Hesham F. A. Hamed
Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon®-MM Interface ...
Intel Corporation