NoiseDesign.dvi
未知
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
Internal and external op-amp compensation: a control-centric ...
RF Sampling for Multi-band Radios
Texas Instruments, Incorporated [SBAA328,*]
Totem User Manual 2021R
CMOS射频集成电路分析与设计 (池保勇, 余志平, 石秉学) (z-lib.org)
Antenna Theory
Constantine A. Balanis
14990665645773625[..]
A 3.3-V 12-b 50-MS/s A/D converter in 0.6-/spl mu/m CMOS with ...
IEEE
ESD设计与综合
作者
Spectre Circuit Simulator Components and Device Models Reference
Inc. Cadence Design Sys tems
半导体物理学 （第七版）
Relationship between frequency response and settling time of ...
B.Y.T. Kamath, R.G. Meyer & P.R. Gray
Session 16
Finite element analysis with error estimators an introduction ...
Katsuhiko Ogata
dynstab2/ThePirateBay
Layout Techniques for Integrated Circuit Designers
Sahrling
Mechanical Design Handbook Measurement, Analysis and Control ...
Triple-Speed Ethernet Intel® FPGA IP User Guide
Intel Corporation