SystemVerilog验证 测试平台编写指南
未知
LDO低输出噪声的分析与优化设计 朱勤为
Virtuoso Parameterized Cell Reference
Inc. Cadence Design Sys tems
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai
ISSCC2021-T11-Ult[..] Power Wireless Receiver Design
Session 17: DC-DC Converters
Calibre® xRC User's Manual
Siemens Industry Software
Allen CMOS模拟集成电路设计解答
High Efficiency RF and Microwave Solid State Power Amplifiers
Paolo Colantonio, Franco Giannini & Ernesto Limiti
Advanced Opamp Topologies
Michael H. Perrott
模拟集成电路设计 以LDO为例
Gabriel
Advanced Analog Building Blocks
Shen
CMOS集成电路EDA技术
作者
BesserWM35.vp:Cor[..] 7.0
jpaiva
python 数值分析
Mirella Misiaszek
带温度补偿的高精度CMOS振荡器的[..] (1)
CMOS IC LAYOUT
Wei Zhi
compact trimming design of a high precision reference
Triple-Speed Ethernet Intel® FPGA IP User Guide
Intel Corporation
PCI Express PHY v1.0 LogiCORE IP Product Guide
Xilinx, Inc.