无线通信中的射频收发系统设计（英文版）
未知
Design of class AB output stages using the structural methodology
V. Ivanov & I. Filanovsky
CN104977963A-兆易创新[..]
HJ-MASH 多模多标准CMOS锁相环频率综合器[..] 史鹏鹏
Jish
Sigma-Delta ADCs - Tutorial | Maxim Integrated
信号与系统下 第三版
ISSC2021 SESSION 2
ISSCC2021-SC1
A Single-Trim CMOS Bandgap Reference With aInaccuracy of0.15% ...
Guang Ge & Cheng Zhang & Gian Hoogzaad & Kofi A. A. Makinwa
Calibre® xRC User's Manual
Siemens Industry Software
半导体物理与器件 （第三版）
（美）尼曼著 赵毅强 姚素英 解晓东等译
IEEE Standard for Ethernet
Session 25
GmID Methodology
Administrator
数值分析
Practical RF Amplifier Design and Performance Optimization with ...
bingdian001.com
Universal Serial Bus 3.0 Specification
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...
Xilinx, Inc.
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)