USB 2.0
hevryjiang
16位高速CMOS流水线模数转换器[..] (1)
未知
bingdian001.com
DDS信号发生器的实现
Administrator
架构艺术
共源共栅实验五
USER
基于功耗优化的Pipelined+[..] (1)
Advanced_Signal_I[..]
Power systems-on-chip practical aspects of design (Allard, Bruno) ...
4<8=8AB@0B>@
模拟集成电路
艾伦
2010_FrontMatter_[..]
Steve Bonney
CMOS射频集成电路分析与设计 清华池保勇
ISSCC2021-T2-Fund[..] of Memory Subsystem Design for HPC and ...
Numerical Methods for Engineering: An introduction using MATLAB® ...
Karl F. Warnick
阻抗匹配与史密斯（Smith）圆图[..]
thesis.dvi
半导体器件物理(第3版)-中文版-[..]
Wiener-Khinchin theorem
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...
Xilinx, Inc.
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)