CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
普林斯顿微积分读本(修订版)
Adrian Banner
LDO线性稳压器中高性能误差放大器的设计
未知
A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...
Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi
开关电容电路 从入门到精通
A modeling approach for /spl Sigma/-/spl Delta/ fractional-N ...
M.H. Perrott & M.D. Trott & C.G. Sodini
Microsoft Word - Frequency Response.doc
rayork
SAR ADC和SD ADC设计-工业应用
APR8 - Principles of Sigma-Delta Modulation for Analog-to-Digital ...
无电容型LDO的研究现状与进展
集成电路版图设计
余华,师建英编著
Nano-scale CMOS Analog Circuits: Models and CAD Techniques for ...
Pandit, Soumya
A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier - Solid-State Circuits, ...
IEEE
Fundamentals of Digital Logic with Verilog Design, THIRD EDITION
Stephen Brown & Zvonko Vranesic
RFIC2 Razavi
开关电源设计 第3版
(美)普利斯曼,比利斯,莫瑞著
Computer Arithmetic - Algorithms and Hardware Designs
Parhami
Assura Physical Verifica tion User Guide
Inc. Cadence Design Sys tems
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...
Xilinx, Inc.
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
7 Series FPGAs GTX/GTH Transceivers User Guide (UG476)