理工书库 lilin | Category: This core connects one or more AXI memory-mapped master devices to one or more memory-mapped slave devices.

Discover (Random Books)

王华老师射频功放教材

王华老师射频功放教材

数值分析（第5版）习题解答 (李庆扬) (z-lib.org)

数值分析（第5版）习题解答 (李庆扬) (z-lib.org)

Session 35: Adaptive Digital Techniques for Variation Tolerant Systems

Session 35: Adaptive Digital Techniques for Variation Tolerant ...

CMOS模拟集成电路设计与仿真实例——基于Cadence ADE

CMOS模拟集成电路设计与仿真实例[..] ADE

DDR3存储器接口电路的设计与实现-ESD写得好

DDR3存储器接口电路的设计与实现[..]

Stability for Op Amps

Stability for Op Amps

CMOS模拟集成电路设计与仿真实例-基于Cadence ADE 陈成颖

CMOS模拟集成电路设计与仿真实例[..] ADE 陈成颖

模拟电路与数字电路

模拟电路与数字电路

硅基压控振荡器的研究与设计电子科技大学彭羽

硅基压控振荡器的研究与设计电子科技大学彭羽

A mixed-mode esd protection circuit simulation-design methodology - Solid-State Circuits, IEEE Journal of

A mixed-mode esd protection circuit simulation-design methodology ...

信号与系统（奥本海姆）

信号与系统（奥本海姆）

Electromagnetics for High-speed Analog and Digital Communication Circuits

Electromagnetics for High-speed Analog and Digital Communication ...

Ali M. Niknejad

ISSCC2021-SC1

ISSCC2021-SC1

Analog-Circuit-compilation-yang-1

Analog-Circuit-co[..]

esd-circuits-and-devices

esd-circuits-and-[..]

A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol 10Gb/s SerDes

A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...

Chethan Rao & Shaishav Desai & Alvin Wang

拉扎维《CMOS集成电路设计》答案手写版

拉扎维《CMOS集成电路设计》答案手写版

芯片I／O缓冲及ESD电路设计

芯片I／O缓冲及ESD电路设计

Category: This core connects one or more AXI memory-mapped master devices to one or more memory-mapped slave devices.

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)