理工书库 lilin | Category: This core connects one or more AXI memory-mapped master devices to one or more memory-mapped slave devices.

Discover (Random Books)

一种基于LDO线性稳压器的放大器设计

一种基于LDO线性稳压器的放大器设计

二级密勒补偿运算放大器

二级密勒补偿运算放大器

CMOS模拟IP线性集成电路 (1)

CMOS模拟IP线性集成电路 (1)

高性能小数分频频率合成技术刘祖深压缩版

高性能小数分频频率合成技术刘祖深压缩版

一种基于LDO稳压器的带隙基准电压源设计

一种基于LDO稳压器的带隙基准电压源设计

Oscillator phase noise: a tutorial

Oscillator phase noise: a tutorial

T.H. Lee;A. Hajimiri

Static timing analysis for nanometer designs a practical approach (Rakesh Chadha, J. Bhasker (auth.)) (z-lib.org)

Static timing analysis for nanometer designs a practical approach ...

教材：李庆扬数值分析-第五版

教材：李庆扬数值分析-第五版

分段温度曲率补偿双极工艺带隙基准设计

分段温度曲率补偿双极工艺带隙基准设计

Avalon Tri-state Conduit Components User Guide

Avalon Tri-state Conduit Components User Guide

Altera Corporation

Middlebrook Part 2

Middlebrook Part 2

APR8 - Principles of Sigma-Delta Modulation for Analog-to-Digital Converters

APR8 - Principles of Sigma-Delta Modulation for Analog-to-Digital ...

开关电容电路从入门到精通

开关电容电路从入门到精通

A precise on-chip voltage generator for a gigascale dram with a negative word-line scheme - Solid-State Circuits, IEEE Journal of

A precise on-chip voltage generator for a gigascale dram with ...

微波工程（第3版）

微波工程（第3版）

（美）DAVID M.POZAR著张肇仪周乐柱吴德明等译

Understanding Jitter Requirements of PLL-Based Processors Application Note (EE-261)

Understanding Jitter Requirements of PLL-Based Processors Application ...

ANALOG DEVICES INC.

线性代数教材(同济五版+学习辅导与习题全解)

线性代数教材(同济五版+学习辅导与[..]

The Design of CMOS Radio-Frequency Integrated Circuits, Second Edition

The Design of CMOS Radio-Frequency Integrated Circuits, Second ...

Category: This core connects one or more AXI memory-mapped master devices to one or more memory-mapped slave devices.

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)