USB 3.0中五分频电路设计
TOM
Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...
IEEE
Virtuoso Parameterized Cell Reference
Inc. Cadence Design Sys tems
基于Latch的CMOS动态比较器的研究
未知
Session 4
Altera系列FPGA芯片IP核详解
A Micropower Chopper-Stabilized Operational Amplifier Using ...
Rod Burt;Joy Zhang
Static Timing Analysis final
Dracula Reference
Keliu Shu-2005 CMOS PLL Synthesizers Analysis and Design
The Delta-Sigma Modulator [A Circuit for All Seasons]
Behzad Razavi
Embedded Design Handbook
Intel Corporation
A0130105
Preeti Sharma
Totem User Manual 2021R
LDO设计小结二
zeng zhen
【汉化】Static Timing Analysis for Nanometer DesignsA Practical ...
学校代码 10530 学 号 201110061316
zxsr70885
A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier - Solid-State Circuits, ...
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.