理工书库 lilin | Category: and using the waveform viewer to analyze and debug a design. Documents behavioral simulation of an RTL design as well as functional and timing simulation of synthesized and implemented designs.

Discover (Random Books)

数字VLSI芯片设计使用Cadence和Synopsys CAD工具

数字VLSI芯片设计使用Cadence和Synopsys CAD工具

艾瑞克·布鲁范德著

集成稳压电路系统鲁棒性与快速响应研究

集成稳压电路系统鲁棒性与快速响应研究

模拟集成电路的分析与设计格雷第四版

模拟集成电路的分析与设计格雷第四版

基准电压源和线性稳压器的设计-tangzhangwen

基准电压源和线性稳压器的设计-ta[..]

半导体物理学（第七版）

半导体物理学（第七版）

untitled

untitled

A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage CMOS for FPGA applications

A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...

Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao

Delta-sigma ADC

Delta-sigma ADC

A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process

A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process

Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Yin-Zu Lin

A precise on-chip voltage generator for a gigascale dram with a negative word-line scheme - Solid-State Circuits, IEEE Journal of

A precise on-chip voltage generator for a gigascale dram with ...

393747_Print.indd

393747_Print.indd

实用开关电源设计

实用开关电源设计

参考书芯片接口库IO LIBRARY和ESD电路的研发设计应用 (OCR) 王国立

参考书芯片接口库IO LIBRARY和ESD电路的研发设计应用 (OCR) 王国立

基于运算放大器和模拟集成电路的电路设计（原书第4版·精编版） (Sergio Franco) (Z-Library)

基于运算放大器和模拟集成电路的电路[..] (Sergio Franco) (Z-Library)

COMS集成锁相环电路设计张刚

COMS集成锁相环电路设计张刚

Numerical Methods for Ordinary Differential Equations by J. C. Butcher (z-lib.org)

Numerical Methods for Ordinary Differential Equations by J. ...

高PSRR无电容型线性稳压器的研究与设计

高PSRR无电容型线性稳压器的研究与设计

Physical design essentials an ASIC design implementation perspective (Khosrow Golshan) (z-lib.org)

Physical design essentials an ASIC design implementation perspective ...

Category: and using the waveform viewer to analyze and debug a design. Documents behavioral simulation of an RTL design as well as functional and timing simulation of synthesized and implemented designs.

Vivado Design Suite User Guide: Logic Simulation (UG900)

Vivado Design Suite User Guide: Logic Simulation (UG900)