Sampled Systems and the Effects of Clock Phase Noise and Jitter ...
Analog Devices, Inc.
A 1.24 μA Quiescent Current NMOS Low Dropout Regulator With ...
Raveesh Magod & Bertan Bakkaloglu & Sanjeev Manandhar
mssc.2015.Razavi-The StrongARM Latch
未知
Silicon-Germanium Heterojunction Bipolar Transistors (2002)
带隙基准电路的研究
<CCC6B3A4CEC4>
bstj.1932.Nyquist, H.-Regeneration Theory
Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...
IEEE
CMOS带隙电压基准的误差及其改进 陈浩琼
The Design of Low-Noise Bandgap References - Circuits and Systems ...
Session 16: Computation in Memory
EESM692
Prof. Alex Leung
一种具有温度补偿 高电源抑制比的带隙基准源 何捷
te.2005.杨氏零点再发现
数值分析（第5版）习题解答 (李庆扬) (z-lib.org)
Charge Pump Circuit Design [Pan, Feng and Samaddar, Tapan] Good ...
无输出电容的瞬态增强NMOS LDO
tcsii.2005.A new modeling and optimization of gain-boosted cascode ...
一种快速瞬态响应无电容型LDO的设计
Vivado Design Suite User Guide: Logic Simulation (UG900)
Xilinx, Inc.