锁相环技术(第3版)——Phase[..] Techniques, Third Edition
Floyd M. Gardner 著 & 姚剑清 & 译
射频集成电路
John
Session 20: High-Performance VCOs
未知
GmID Methodology
Administrator
TWO-STAGE FULLY-DIFFERENTIAL OPAMPS
Vishal Home PC
模拟集成电路设计精粹英文版
A CMOS Chopper Opamp with Integrated Low-Pass Filter
Session 13
ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application ...
数字信号处理 时域离散随机信号处理
阔永红
ISSCC2021-T4-Meas[..] and Evaluating the Security Level of ...
A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...
Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
Xilinx, Inc.
Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert
零点极点
04_TechActive.fm
用于低相位噪声LC VCO的低噪声可调LDO的设计
NumericalAnalysis[..]
Vivado Design Suite User Guide: Logic Simulation (UG900)