一种高摆率低功耗无片外电容的LDO设计
未知
High-Frequency Integrated Circuits
Voinigescu, Sorin
Static timing analysis for nanometer designs a practical approach ...
Cadence Physical Verifi cation User Guide
Inc. Cadence Design Sys tems
开关电容电路 从入门到精通
CN106656160A-上海集成[..]
ISSCC2021-T6-Basics of DAC-based Wireline Transmitters
Analysis and Design of ESD Protection for Robust Low-Power Pierce ...
Kim B. Ostman & Erlend Strandvik & Phil Corbishley & Tor Oyvind Vedal & Mika Salmi
基于零极点追踪的高稳定性片内LDO[..]
模拟电路版图的艺术
ALAN HASTINGS著
Session 20
带ESD保护结构的IO单元库的设计
Herbst-MIT2011--A Low-Noise Bandgap Voltage Reference Employing ...
Analysis and Design of Monolithic, High PSR, Linear Regulators ...
Vishal
用于LDO稳压器的CMOS基准电压[..]
模拟CMOS集成电路设计 拉扎维第1版中文
补偿电路总结
番茄花园
A 2-dB noise figure 900-MHz differential CMOS LNA - Solid-State ...
A 1.24 μA Quiescent Current NMOS Low Dropout Regulator With ...
Raveesh Magod & Bertan Bakkaloglu & Sanjeev Manandhar