A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...
Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin
ELKHOLY-DISSERTAT[..]
未知
SARADC设计
李福乐
计算电磁学 by 王秉中,邵维 (z-lib.org)
CNKI
NoiseDesign.dvi
一种低压CMOSLDO稳压电源电路
CMOS带隙基准源研究现状 幸新鹏
A Low Power Two Stages CMOS OpAmp
Understanding Jitter Requirements of PLL-Based Processors Application ...
ANALOG DEVICES INC.
The advanced part of A treatise on the dynamics of a system ...
Routh, Edward John, 1831-1907.
Fundamentals of Digital Logic with Verilog Design, THIRD EDITION
Stephen Brown & Zvonko Vranesic
Signal and Power Integrity - Simplified, Third edition
Eric Bogatin
基于ac620的fpga系统设计与[..]
Administrator
高精度sigma-delta ADC设计研究与实现
带隙基准电路的研究
<CCC6B3A4CEC4>
Constraining Designs for Synthesis and Timing Analysis A Practical ...
线性代数教材(同济五版+学习辅导与[..]
Acampo GmbH
EDA与IC设计 CMOS集成电路后端设计与实战
刘峰编著
A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process
Wenzha Yang & Yi Zhang & Enwen Dai & ZhiLin Feng & Wei Li