A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
AMBA 3 APB Protocol Specification
ARM Limited
SARADC设计
李福乐
Microsoft PowerPoint - PLLnoise_jitter02[..] [相容模式]
cwhsu
Middlebrook Part 1
mwidmer
半导体工艺和器件仿真工具Silvaco TCAD
唐龙谷
DDR3存储器接口电路的设计与实现[..]
未知
Full page photo print
aboozar
Microsoft Word - xx3_apx_ce.doc
Rashaunda Henderson
Custom WaveView� User Guide
Inc. Synopsys
Distributed Loss-Compensation Techniques for Energy-Efficient ...
CMOS模拟集成电路设计与仿真实例[..] ADE 陈成颖
Gray Hurst Analysis and Design of Analog Integra
eetop.cn TN07CLDR001 1 3
Single miller capacitor frequency compensation technique for ...
一种基于LDO稳压器的带隙基准电压源设计
运算放大器 理论与设计 9影印版 （荷）惠意欣著
Low Voltage, Low Power CMOS Bandgap References
zshu
Scaling LC Oscillators in Nanometer CMOS Technologies to a Smaller ...
Shih-An Yu & Peter R. Kinget
Scaling <formula formulatype="inli[..] Notation="TeX">$L[..] ...
Noise and Spur Comparison of Delta-Sigma Modulators in Fractional-N ...
Bo Zhou & Yao Li & Fuyuan Zhao
A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...
Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi
A 76 dB 1.7 GHz 0.18 m CMOS Tunable TIA Using Broadband Current ...
Hossein Miri Lavasani & Wanling Pan & Brandon Harrington & Reza Abdolvand & Farrokh Ayazi