BSIM4 AND MOSFET MODELING FOR IC SIMULATION
Hu, Chenming, Liu, Weidong
Cadence Physical Verifi cation User Guide
Inc. Cadence Design Sys tems
Microsoft PowerPoint - PLLnoise_jitter02[..] [相容模式]
cwhsu
Design Optimization of Power and Area of Two-Stage CMOS Operational ...
Telugu Maddileti;Govindarajulu Salendra;Chandra Mohan Reddy ...
PrimeWave� Design Environment User Guide
Inc. Synopsys
Internal and external op-amp compensation: a control-centric ...
未知
A 470-nA Quiescent Current and 92.7%/94.7[..] Efficiency ...
Analog Circuit Design Volume 3 Design Note Collection
Bob Dobkin, Jim Williams
16位高速CMOS流水线模数转换器[..] (1)
Operation and Modeling of the MOS Transistor By Tsividis
无线通信中的射频收发系统设计（英文版）
Instruction for Camera-Ready Paper
Guo-Ping Ru
拉扎维模拟CMOS集成电路第二版最新答案
Constraining Designs for Synthesis and Timing Analysis A Practical ...
NONE
TOM
一种动态零点补偿的LDO线性稳压器设计
电路分析
ISSCC2021-T2-Fund[..] of Memory Subsystem Design for HPC and ...
A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...
Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi