A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...
Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin
finite elemennt anlysis in ansys
kubik
CMOS射频集成电路分析与设计 清华池保勇
未知
低压、低功耗、高精度的逐次逼近型
ycp
IP3 and Intermodulation Guide | Maxim Integrated
现代控制系统
eetop.cn Matching
Processor Design System-on-Chip Computing for ASICs and FPGAs ...
IEEE Std 802.11g-2003 [Amendment to IEEE Std 802.11, 1999 Edition ...
LAN/MAN Standards Committee of the IEEE Computer Society
Katsuhiko Ogata
dynstab2/ThePirateBay
Microelectronic circuits 6th edition
Synthesis of Arithmetic Circuits : FPGA, ASIC, and Embedded ...
Deschamps & Jean-Pierre. & Bioul & Gery Jean Antoine. & Sutter & Gustavo D.
compact trimming design of a high precision reference
lnaDesign2
Matlab Simulink documentation (MathWorks) (Z-Library)
Scaling LC Oscillators in Nanometer CMOS Technologies to a Smaller ...
Shih-An Yu & Peter R. Kinget
04_TechActive.fm
Administrator
Computing the continuous discretely. Integer-point enumeration ...
A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...
Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi