理工书库 lilin | Category: phase-locked loop (PLL)

Discover (Random Books)

一种基于斩波调制的低压高精度CMOS带隙基准源刘帘曦

一种基于斩波调制的低压高精度CMO[..] 刘帘曦

Session 6: High-Performance Receivers and Transmitters for Sub-6GHz Radios

Session 6: High-Performance Receivers and Transmitters for Sub-6GHz ...

自动控制原理与设计（第6版） (富兰克林、鲍威尔。李中华译) (Z-Library)

自动控制原理与设计（第6版） (富兰克林、鲍威尔。李中华译) (Z-Library)

数字图像处理

数字图像处理

（美）冈萨雷斯，（美）伍兹著

Microsoft PowerPoint - PLLnoise_jitter0209.ppt [相容模式]

Microsoft PowerPoint - PLLnoise_jitter02[..] [相容模式]

电源芯片中CMOS带隙基准源与微调的设计与实现 (1)

电源芯片中CMOS带隙基准源与微调[..] (1)

ee214b gmid

ee214b gmid

ISSCC2021-T4-Measuring and Evaluating the Security Level of Circuits

ISSCC2021-T4-Meas[..] and Evaluating the Security Level of ...

ESD Analog Circuits and Design

ESD Analog Circuits and Design

线性代数教材(同济五版+学习辅导与习题全解)

线性代数教材(同济五版+学习辅导与[..]

一种适用于微传感器读出电路的低噪声、低失调斩波放大器 (1)

一种适用于微传感器读出电路的低噪声[..] (1)

运放仿真方法整理

运放仿真方法整理

Analog-Circuit-compilation-yang-1

Analog-Circuit-co[..]

Intel® Quartus® Prime Standard Edition User Guide Platform Designer

Intel® Quartus® Prime Standard Edition User Guide Platform Designer

Intel Corporation

Circuit Techniques for Reducing the Effects of Op-Amp Imperfections: Autozeroing, Correlated Double - Proceedings of the IEEE

Circuit Techniques for Reducing the Effects of Op-Amp Imperfections: ...

Microsoft Word - CummingsSNUG2008Boston_CDC_rev1_0.doc

Microsoft Word - CummingsSNUG2008B[..]

Computational electromagnetism variational formulations, complementarity, edge elements by Alain Bossavit, Isaak D. Mayergoyz (z-lib.org)

Computational electromagnetism variational formulations, complementarity, ...

高速低功耗逐次逼近式ADC研究与实现

高速低功耗逐次逼近式ADC研究与实现

Category: phase-locked loop (PLL)

A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop Filter PLL Using a Fast Phase-Error Correction Technique

A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...

Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi