SystemVerilog 验证方法学 - Verification Methodology Manual for SystemVerilog
Janick Bergeron & Eduard Cemy & Alan Hunter & Andrew Nightingale 著 & 夏宇闻 译
Memory systems_ cache, DRAM, disk -- Bruce Jacob, Spencer Ng, ...
未知
Constraining Designs for Synthesis and Timing Analysis A Practical ...
Microsoft Word - Frequency Response.doc
rayork
一种高摆幅软启动线性稳压源设计
实用开关电源设计
模拟IC设计
拉扎维
Continuous-Time Sigma-Delta AD Conversion Fundamentals, Performance ...
《自动控制原理》[卢京潮 编著]
eetop.cn CMOS VLSI Design A Circuits and Systems Perspective ...
CN102393785B-砂力杰-[..]
CMOS Circuit Design, Layout, and Simulation
Baker, R. Jacob
RF CMOS Oscillators for Modern Wireless Applications
Masoud Babaie, Mina Shahmohammadi & Robert Bogdan Staszewski
Microsoft PowerPoint - Random_Offset_CMO[..]
Mama
python 数值分析
Mirella Misiaszek
高性能音频Delta-Sigma数[..]
Design of Bandgap Reference and Current Reference Generator ...
柯明道ESD简洁版
zju
Understanding Jitter Requirements of PLL-Based Processors Application ...
ANALOG DEVICES INC.